
2001 Microchip Technology Inc.
Advance Information
DS39541A-page 277
PIC18C601/801
FIGURE 22-7:
PROGRAM MEMORY READ TIMING DIAGRAM
Operating Conditions: 2.0V <VCC <5.5V, -40°C <TA <125°C, unless otherwise stated.
TABLE 22-6:
CLKOUT AND I/O TIMING REQUIREMENTS
Param
No.
Symbol
Characteristics
Min
Typ
Max
Units
150
TadV2alL
Address out valid to ALE
↓ (address setup time)
0.25TCY-10
——
ns
151
TalL2adl
ALE
↓ to address out invalid (address hold time)
5
——
ns
155
TalL2oeL
ALE
↓ to OE ↓
10
0.125TCY
—
ns
160
TadZ2oeL
AD high-Z to OE
↓ (bus release to OE)0
——
ns
161
ToeH2adD
OE
↑ to AD driven
0.125TCY-5
——
ns
162
TadV2oeH
LS data valid before OE
↑ (data setup time)
20
——
ns
163
ToeH2adl
OE
↑ to data in invalid (data hold time)
0
——
ns
164
TalH2alL
ALE pulse width
—
TCY
—
ns
165
ToeL2oeH
OE pulse width
0.5TCY-5
0.5TCY
—
ns
166
TalH2alH
ALE
↑ to ALE↑ (cycle time)
—
0.25TCY
—
ns
167
Tacc
Address valid to data valid
0.75TCY-25
——
ns
168
Toe
OE
↓ to data valid
—
0.5TCY-25
ns
169
TalL2oeH
ALE
↓ to OE ↑
0.625TCY-10
—
0.625TCY+10
ns
171
TalH2csL
Chip select active to ALE
↓
0.25TCY-20
——
ns
171A
TubL2oeH
AD valid to chip select active
——
10
ns
Q1
Q2
Q3
Q4
Q1
Q2
OSC1
ALE
OE
Address
Data from external
164
166
160
165
161
151
162
163
AD<15:0>
167
168
155
Address
150
A<19:16>
Address
169
BA0
CS1
CS2
or CSIO
171
171A